/* * Copyright 2000 ATI Technologies Inc., Markham, Ontario, and * VA Linux Systems Inc., Fremont, California. * Copyright 2008 Red Hat Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included in * all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS IN THE SOFTWARE. * * Original Authors: * Kevin E. Martin, Rickard E. Faith, Alan Hourihane * * Kernel port Author: Dave Airlie */ #ifndef AMDGPU_MODE_H#define AMDGPU_MODE_H #include <drm/display/drm_dp_helper.h>#include <drm/drm_crtc.h>#include <drm/drm_encoder.h>#include <drm/drm_fixed.h>#include <drm/drm_framebuffer.h>#include <drm/drm_probe_helper.h>#include <linux/i2c.h>#include <linux/i2c-algo-bit.h>#include "amdgpu_irq.h" #include <drm/display/drm_dp_mst_helper.h>#include "modules/inc/mod_freesync.h"#include "amdgpu_dm_irq_params.h"#include "amdgpu_dm_ism.h" struct amdgpu_bo;struct amdgpu_device;struct amdgpu_encoder;struct amdgpu_router;struct amdgpu_hpd;struct edid;struct drm_edid; #define to_amdgpu_crtc(x) container_of(x, struct amdgpu_crtc, base)#define to_amdgpu_connector(x) container_of(x, struct amdgpu_connector, base)#define to_amdgpu_encoder(x) container_of(x, struct amdgpu_encoder, base)#define to_amdgpu_framebuffer(x) container_of(x, struct amdgpu_framebuffer, base) #define to_dm_plane_state(x) container_of(x, struct dm_plane_state, base) #define AMDGPU_MAX_HPD_PINS 6#define AMDGPU_MAX_CRTCS 6#define AMDGPU_MAX_PLANES 6#define AMDGPU_MAX_AFMT_BLOCKS 9 enum amdgpu_rmx_type { RMX_OFF, RMX_FULL, RMX_CENTER, RMX_ASPECT}; enum amdgpu_underscan_type { UNDERSCAN_OFF, UNDERSCAN_ON, UNDERSCAN_AUTO,}; #define AMDGPU_HPD_CONNECT_INT_DELAY_IN_MS 50#define AMDGPU_HPD_DISCONNECT_INT_DELAY_IN_MS 10 enum amdgpu_hpd_id { AMDGPU_HPD_1 = 0, AMDGPU_HPD_2, AMDGPU_HPD_3, AMDGPU_HPD_4, AMDGPU_HPD_5, AMDGPU_HPD_6, AMDGPU_HPD_NONE = 0xff,}; enum amdgpu_crtc_irq { AMDGPU_CRTC_IRQ_VBLANK1 = 0, AMDGPU_CRTC_IRQ_VBLANK2, AMDGPU_CRTC_IRQ_VBLANK3, AMDGPU_CRTC_IRQ_VBLANK4, AMDGPU_CRTC_IRQ_VBLANK5, AMDGPU_CRTC_IRQ_VBLANK6, AMDGPU_CRTC_IRQ_VLINE1, AMDGPU_CRTC_IRQ_VLINE2, AMDGPU_CRTC_IRQ_VLINE3, AMDGPU_CRTC_IRQ_VLINE4, AMDGPU_CRTC_IRQ_VLINE5, AMDGPU_CRTC_IRQ_VLINE6, AMDGPU_CRTC_IRQ_NONE = 0xff}; enum amdgpu_pageflip_irq { AMDGPU_PAGEFLIP_IRQ_D1 = 0, AMDGPU_PAGEFLIP_IRQ_D2, AMDGPU_PAGEFLIP_IRQ_D3, AMDGPU_PAGEFLIP_IRQ_D4, AMDGPU_PAGEFLIP_IRQ_D5, AMDGPU_PAGEFLIP_IRQ_D6, AMDGPU_PAGEFLIP_IRQ_NONE = 0xff}; enum amdgpu_flip_status { AMDGPU_FLIP_NONE, AMDGPU_FLIP_PENDING, AMDGPU_FLIP_SUBMITTED}; #define AMDGPU_MAX_I2C_BUS 16 /* amdgpu gpio-based i2c * 1. "mask" reg and bits * grabs the gpio pins for software use * 0=not held 1=held * 2. "a" reg and bits * output pin value * 0=low 1=high * 3. "en" reg and bits * sets the pin direction * 0=input 1=output * 4. "y" reg and bits * input pin value * 0=low 1=high */struct amdgpu_i2c_bus_rec { bool valid; /* id used by atom */ uint8_t i2c_id; /* id used by atom */ enum amdgpu_hpd_id hpd; /* can be used with hw i2c engine */ bool hw_capable; /* uses multi-media i2c engine */ bool mm_i2c; /* regs and bits */ uint32_t mask_clk_reg; uint32_t mask_data_reg; uint32_t a_clk_reg; uint32_t a_data_reg; uint32_t en_clk_reg; uint32_t en_data_reg; uint32_t y_clk_reg; uint32_t y_data_reg; uint32_t mask_clk_mask; uint32_t mask_data_mask; uint32_t a_clk_mask; uint32_t a_data_mask; uint32_t en_clk_mask; uint32_t en_data_mask; uint32_t y_clk_mask; uint32_t y_data_mask;}; #define AMDGPU_MAX_BIOS_CONNECTOR 16 /* pll flags */#define AMDGPU_PLL_USE_BIOS_DIVS (1 << 0)#define AMDGPU_PLL_NO_ODD_POST_DIV (1 << 1)#define AMDGPU_PLL_USE_REF_DIV (1 << 2)#define AMDGPU_PLL_LEGACY (1 << 3)#define AMDGPU_PLL_PREFER_LOW_REF_DIV (1 << 4)#define AMDGPU_PLL_PREFER_HIGH_REF_DIV (1 << 5)#define AMDGPU_PLL_PREFER_LOW_FB_DIV (1 << 6)#define AMDGPU_PLL_PREFER_HIGH_FB_DIV (1 << 7)#define AMDGPU_PLL_PREFER_LOW_POST_DIV (1 << 8)#define AMDGPU_PLL_PREFER_HIGH_POST_DIV (1 << 9)#define AMDGPU_PLL_USE_FRAC_FB_DIV (1 << 10)#define AMDGPU_PLL_PREFER_CLOSEST_LOWER (1 << 11)#define AMDGPU_PLL_USE_POST_DIV (1 << 12)#define AMDGPU_PLL_IS_LCD (1 << 13)#define AMDGPU_PLL_PREFER_MINM_OVER_MAXP (1 << 14) struct amdgpu_pll { /* reference frequency */ uint32_t reference_freq; /* fixed dividers */ uint32_t reference_div; uint32_t post_div; /* pll in/out limits */ uint32_t pll_in_min; uint32_t pll_in_max; uint32_t pll_out_min; uint32_t pll_out_max; uint32_t lcd_pll_out_min; uint32_t lcd_pll_out_max; uint32_t best_vco; /* divider limits */ uint32_t min_ref_div; uint32_t max_ref_div; uint32_t min_post_div; uint32_t max_post_div; uint32_t min_feedback_div; uint32_t max_feedback_div; uint32_t min_frac_feedback_div; uint32_t max_frac_feedback_div; /* flags for the current clock */ uint32_t flags; /* pll id */ uint32_t id;}; struct amdgpu_i2c_chan { struct i2c_adapter adapter; struct drm_device *dev; struct i2c_algo_bit_data bit; struct amdgpu_i2c_bus_rec rec; struct drm_dp_aux aux; bool has_aux; struct mutex mutex;}; struct amdgpu_afmt { bool enabled; int offset; bool last_buffer_filled_status; int id; struct amdgpu_audio_pin *pin;}; /* * Audio */struct amdgpu_audio_pin { int channels; int rate; int bits_per_sample; u8 status_bits; u8 category_code; u32 offset; bool connected; u32 id;}; struct amdgpu_audio { bool enabled; struct amdgpu_audio_pin pin[AMDGPU_MAX_AFMT_BLOCKS]; int num_pins;}; struct amdgpu_display_funcs { /* display watermarks */ void (*bandwidth_update)(struct amdgpu_device *adev); /* get frame count */ u32 (*vblank_get_counter)(struct amdgpu_device *adev, int crtc); /* set backlight level */ void (*backlight_set_level)(struct amdgpu_encoder *amdgpu_encoder, u8 level); /* get backlight level */ u8 (*backlight_get_level)(struct amdgpu_encoder *amdgpu_encoder); /* hotplug detect */ bool (*hpd_sense)(struct amdgpu_device *adev, enum amdgpu_hpd_id hpd); void (*hpd_set_polarity)(struct amdgpu_device *adev, enum amdgpu_hpd_id hpd); u32 (*hpd_get_gpio_reg)(struct amdgpu_device *adev); /* pageflipping */ void (*page_flip)(struct amdgpu_device *adev, int crtc_id, u64 crtc_base, bool async); int (*page_flip_get_scanoutpos)(struct amdgpu_device *adev, int crtc, u32 *vbl, u32 *position); /* display topology setup */ void (*add_encoder)(struct amdgpu_device *adev, uint32_t encoder_enum, uint32_t supported_device, u16 caps); void (*add_connector)(struct amdgpu_device *adev, uint32_t connector_id, uint32_t supported_device, int connector_type, struct amdgpu_i2c_bus_rec *i2c_bus, uint16_t connector_object_id, struct amdgpu_hpd *hpd, struct amdgpu_router *router); }; struct amdgpu_framebuffer { struct drm_framebuffer base; uint64_t tiling_flags; bool tmz_surface; bool gfx12_dcc; /* caching for later use */ uint64_t address;}; struct amdgpu_mode_info { struct atom_context *atom_context; struct card_info *atom_card_info; bool mode_config_initialized; struct amdgpu_crtc *crtcs[AMDGPU_MAX_CRTCS]; struct drm_plane *planes[AMDGPU_MAX_PLANES]; struct amdgpu_afmt *afmt[AMDGPU_MAX_AFMT_BLOCKS]; /* DVI-I properties */ struct drm_property *coherent_mode_property; /* DAC enable load detect */ struct drm_property *load_detect_property; /* underscan */ struct drm_property *underscan_property; struct drm_property *underscan_hborder_property; struct drm_property *underscan_vborder_property; /* audio */ struct drm_property *audio_property; /* FMT dithering */ struct drm_property *dither_property; /* Adaptive Backlight Modulation (power feature) */ struct drm_property *abm_level_property; /* hardcoded DFP edid from BIOS */ const struct drm_edid *bios_hardcoded_edid; /* firmware flags */ u32 firmware_flags; /* pointer to backlight encoder */ struct amdgpu_encoder *bl_encoder; u8 bl_level; /* saved backlight level */ struct amdgpu_audio audio; /* audio stuff */ int num_crtc; /* number of crtcs */ int num_hpd; /* number of hpd pins */ int num_dig; /* number of dig blocks */ bool gpu_vm_support; /* supports display from GTT */ int disp_priority; const struct amdgpu_display_funcs *funcs; const enum drm_plane_type *plane_type; /* Driver-private color mgmt props */ /* @plane_degamma_lut_property: Plane property to set a degamma LUT to * convert encoded values to light linear values before sampling or * blending. */ struct drm_property *plane_degamma_lut_property; /* @plane_degamma_lut_size_property: Plane property to define the max * size of degamma LUT as supported by the driver (read-only). */ struct drm_property *plane_degamma_lut_size_property; /** * @plane_degamma_tf_property: Plane pre-defined transfer function to * to go from scanout/encoded values to linear values. */ struct drm_property *plane_degamma_tf_property; /** * @plane_hdr_mult_property: */ struct drm_property *plane_hdr_mult_property; struct drm_property *plane_ctm_property; /** * @plane_shaper_lut_property: Plane property to set pre-blending * shaper LUT that converts color content before 3D LUT. * If plane_shaper_tf_property != Identity TF, AMD color module will * combine the user LUT values with pre-defined TF into the LUT * parameters to be programmed. */ struct drm_property *plane_shaper_lut_property; /** * @plane_shaper_lut_size_property: Plane property for the size of * pre-blending shaper LUT as supported by the driver (read-only). */ struct drm_property *plane_shaper_lut_size_property; /** * @plane_shaper_tf_property: Plane property to set a predefined * transfer function for pre-blending shaper (before applying 3D LUT) * with or without LUT. There is no shaper ROM, but we can use AMD * color modules to program LUT parameters from predefined TF (or * from a combination of pre-defined TF and the custom 1D LUT). */ struct drm_property *plane_shaper_tf_property; /** * @plane_lut3d_property: Plane property for color transformation using * a 3D LUT (pre-blending), a three-dimensional array where each * element is an RGB triplet. Each dimension has the size of * lut3d_size. The array contains samples from the approximated * function. On AMD, values between samples are estimated by * tetrahedral interpolation. The array is accessed with three indices, * one for each input dimension (color channel), blue being the * outermost dimension, red the innermost. */ struct drm_property *plane_lut3d_property; /** * @plane_lut3d_size_property: Plane property to define the max size * of 3D LUT as supported by the driver (read-only). The max size is * the max size of one dimension and, therefore, the max number of * entries for 3D LUT array is the 3D LUT size cubed. */ struct drm_property *plane_lut3d_size_property; /** * @plane_blend_lut_property: Plane property for output gamma before * blending. Userspace set a blend LUT to convert colors after 3D LUT * conversion. It works as a post-3DLUT 1D LUT. With shaper LUT, they * are sandwiching 3D LUT with two 1D LUT. If plane_blend_tf_property * != Identity TF, AMD color module will combine the user LUT values * with pre-defined TF into the LUT parameters to be programmed. */ struct drm_property *plane_blend_lut_property; /** * @plane_blend_lut_size_property: Plane property to define the max * size of blend LUT as supported by the driver (read-only). */ struct drm_property *plane_blend_lut_size_property; /** * @plane_blend_tf_property: Plane property to set a predefined * transfer function for pre-blending blend/out_gamma (after applying * 3D LUT) with or without LUT. There is no blend ROM, but we can use * AMD color modules to program LUT parameters from predefined TF (or * from a combination of pre-defined TF and the custom 1D LUT). */ struct drm_property *plane_blend_tf_property; /* @regamma_tf_property: Transfer function for CRTC regamma * (post-blending). Possible values are defined by `enum * amdgpu_transfer_function`. There is no regamma ROM, but we can use * AMD color modules to program LUT parameters from predefined TF (or * from a combination of pre-defined TF and the custom 1D LUT). */ struct drm_property *regamma_tf_property;}; #define AMDGPU_MAX_BL_LEVEL 0xFF struct amdgpu_backlight_privdata { struct amdgpu_encoder *encoder; uint8_t negative;}; struct amdgpu_atom_ss { uint16_t percentage; uint16_t percentage_divider; uint8_t type; uint16_t step; uint8_t delay; uint8_t range; uint8_t refdiv; /* asic_ss */ uint16_t rate; uint16_t amount;}; struct amdgpu_crtc { struct drm_crtc base; int crtc_id; bool enabled; bool can_tile; uint32_t crtc_offset; struct drm_gem_object *cursor_bo; uint64_t cursor_addr; int cursor_x; int cursor_y; int cursor_hot_x; int cursor_hot_y; int cursor_width; int cursor_height; int max_cursor_width; int max_cursor_height; enum amdgpu_rmx_type rmx_type; u8 h_border; u8 v_border; fixed20_12 vsc; fixed20_12 hsc; struct drm_display_mode native_mode; u32 pll_id; /* page flipping */ struct amdgpu_flip_work *pflip_works; enum amdgpu_flip_status pflip_status; int deferred_flip_completion; /* parameters access from DM IRQ handler */ struct dm_irq_params dm_irq_params; /* DM idle state manager */ struct amdgpu_dm_ism ism; /* pll sharing */ struct amdgpu_atom_ss ss; bool ss_enabled; u32 adjusted_clock; int bpc; u32 pll_reference_div; u32 pll_post_div; u32 pll_flags;Lines 1–500 of 715. Load more
/* * Copyright 2000 ATI Technologies Inc., Markham, Ontario, and * VA Linux Systems Inc., Fremont, California. * Copyright 2008 Red Hat Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included in * all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS IN THE SOFTWARE. * * Original Authors: * Kevin E. Martin, Rickard E. Faith, Alan Hourihane * * Kernel port Author: Dave Airlie */ #ifndef AMDGPU_MODE_H #define AMDGPU_MODE_H #include <drm/display/drm_dp_helper.h> #include <drm/drm_crtc.h> #include <drm/drm_encoder.h> #include <drm/drm_fixed.h> #include <drm/drm_framebuffer.h> #include <drm/drm_probe_helper.h> #include <linux/i2c.h> #include <linux/i2c-algo-bit.h> #include "amdgpu_irq.h" #include <drm/display/drm_dp_mst_helper.h> #include "modules/inc/mod_freesync.h" #include "amdgpu_dm_irq_params.h" #include "amdgpu_dm_ism.h" struct amdgpu_bo; struct amdgpu_device; struct amdgpu_encoder; struct amdgpu_router; struct amdgpu_hpd; struct edid; struct drm_edid; #define to_amdgpu_crtc(x) container_of(x, struct amdgpu_crtc, base) #define to_amdgpu_connector(x) container_of(x, struct amdgpu_connector, base) #define to_amdgpu_encoder(x) container_of(x, struct amdgpu_encoder, base) #define to_amdgpu_framebuffer(x) container_of(x, struct amdgpu_framebuffer, base) #define to_dm_plane_state(x) container_of(x, struct dm_plane_state, base) #define AMDGPU_MAX_HPD_PINS 6 #define AMDGPU_MAX_CRTCS 6 #define AMDGPU_MAX_PLANES 6 #define AMDGPU_MAX_AFMT_BLOCKS 9 enum amdgpu_rmx_type { RMX_OFF, RMX_FULL, RMX_CENTER, RMX_ASPECT }; enum amdgpu_underscan_type { UNDERSCAN_OFF, UNDERSCAN_ON, UNDERSCAN_AUTO, }; #define AMDGPU_HPD_CONNECT_INT_DELAY_IN_MS 50 #define AMDGPU_HPD_DISCONNECT_INT_DELAY_IN_MS 10 enum amdgpu_hpd_id { AMDGPU_HPD_1 = 0, AMDGPU_HPD_2, AMDGPU_HPD_3, AMDGPU_HPD_4, AMDGPU_HPD_5, AMDGPU_HPD_6, AMDGPU_HPD_NONE = 0xff, }; enum amdgpu_crtc_irq { AMDGPU_CRTC_IRQ_VBLANK1 = 0, AMDGPU_CRTC_IRQ_VBLANK2, AMDGPU_CRTC_IRQ_VBLANK3, AMDGPU_CRTC_IRQ_VBLANK4, AMDGPU_CRTC_IRQ_VBLANK5, AMDGPU_CRTC_IRQ_VBLANK6, AMDGPU_CRTC_IRQ_VLINE1, AMDGPU_CRTC_IRQ_VLINE2, AMDGPU_CRTC_IRQ_VLINE3, AMDGPU_CRTC_IRQ_VLINE4, AMDGPU_CRTC_IRQ_VLINE5, AMDGPU_CRTC_IRQ_VLINE6, AMDGPU_CRTC_IRQ_NONE = 0xff }; enum amdgpu_pageflip_irq { AMDGPU_PAGEFLIP_IRQ_D1 = 0, AMDGPU_PAGEFLIP_IRQ_D2, AMDGPU_PAGEFLIP_IRQ_D3, AMDGPU_PAGEFLIP_IRQ_D4, AMDGPU_PAGEFLIP_IRQ_D5, AMDGPU_PAGEFLIP_IRQ_D6, AMDGPU_PAGEFLIP_IRQ_NONE = 0xff }; enum amdgpu_flip_status { AMDGPU_FLIP_NONE, AMDGPU_FLIP_PENDING, AMDGPU_FLIP_SUBMITTED }; #define AMDGPU_MAX_I2C_BUS 16 /* amdgpu gpio-based i2c * 1. "mask" reg and bits * grabs the gpio pins for software use * 0=not held 1=held * 2. "a" reg and bits * output pin value * 0=low 1=high * 3. "en" reg and bits * sets the pin direction * 0=input 1=output * 4. "y" reg and bits * input pin value * 0=low 1=high */ struct amdgpu_i2c_bus_rec { bool valid; /* id used by atom */ uint8_t i2c_id; /* id used by atom */ enum amdgpu_hpd_id hpd; /* can be used with hw i2c engine */ bool hw_capable; /* uses multi-media i2c engine */ bool mm_i2c; /* regs and bits */ uint32_t mask_clk_reg; uint32_t mask_data_reg; uint32_t a_clk_reg; uint32_t a_data_reg; uint32_t en_clk_reg; uint32_t en_data_reg; uint32_t y_clk_reg; uint32_t y_data_reg; uint32_t mask_clk_mask; uint32_t mask_data_mask; uint32_t a_clk_mask; uint32_t a_data_mask; uint32_t en_clk_mask; uint32_t en_data_mask; uint32_t y_clk_mask; uint32_t y_data_mask; }; #define AMDGPU_MAX_BIOS_CONNECTOR 16 /* pll flags */ #define AMDGPU_PLL_USE_BIOS_DIVS (1 << 0) #define AMDGPU_PLL_NO_ODD_POST_DIV (1 << 1) #define AMDGPU_PLL_USE_REF_DIV (1 << 2) #define AMDGPU_PLL_LEGACY (1 << 3) #define AMDGPU_PLL_PREFER_LOW_REF_DIV (1 << 4) #define AMDGPU_PLL_PREFER_HIGH_REF_DIV (1 << 5) #define AMDGPU_PLL_PREFER_LOW_FB_DIV (1 << 6) #define AMDGPU_PLL_PREFER_HIGH_FB_DIV (1 << 7) #define AMDGPU_PLL_PREFER_LOW_POST_DIV (1 << 8) #define AMDGPU_PLL_PREFER_HIGH_POST_DIV (1 << 9) #define AMDGPU_PLL_USE_FRAC_FB_DIV (1 << 10) #define AMDGPU_PLL_PREFER_CLOSEST_LOWER (1 << 11) #define AMDGPU_PLL_USE_POST_DIV (1 << 12) #define AMDGPU_PLL_IS_LCD (1 << 13) #define AMDGPU_PLL_PREFER_MINM_OVER_MAXP (1 << 14) struct amdgpu_pll { /* reference frequency */ uint32_t reference_freq; /* fixed dividers */ uint32_t reference_div; uint32_t post_div; /* pll in/out limits */ uint32_t pll_in_min; uint32_t pll_in_max; uint32_t pll_out_min; uint32_t pll_out_max; uint32_t lcd_pll_out_min; uint32_t lcd_pll_out_max; uint32_t best_vco; /* divider limits */ uint32_t min_ref_div; uint32_t max_ref_div; uint32_t min_post_div; uint32_t max_post_div; uint32_t min_feedback_div; uint32_t max_feedback_div; uint32_t min_frac_feedback_div; uint32_t max_frac_feedback_div; /* flags for the current clock */ uint32_t flags; /* pll id */ uint32_t id; }; struct amdgpu_i2c_chan { struct i2c_adapter adapter; struct drm_device *dev; struct i2c_algo_bit_data bit; struct amdgpu_i2c_bus_rec rec; struct drm_dp_aux aux; bool has_aux; struct mutex mutex; }; struct amdgpu_afmt { bool enabled; int offset; bool last_buffer_filled_status; int id; struct amdgpu_audio_pin *pin; }; /* * Audio */ struct amdgpu_audio_pin { int channels; int rate; int bits_per_sample; u8 status_bits; u8 category_code; u32 offset; bool connected; u32 id; }; struct amdgpu_audio { bool enabled; struct amdgpu_audio_pin pin[AMDGPU_MAX_AFMT_BLOCKS]; int num_pins; }; struct amdgpu_display_funcs { /* display watermarks */ void (*bandwidth_update)(struct amdgpu_device *adev); /* get frame count */ u32 (*vblank_get_counter)(struct amdgpu_device *adev, int crtc); /* set backlight level */ void (*backlight_set_level)(struct amdgpu_encoder *amdgpu_encoder, u8 level); /* get backlight level */ u8 (*backlight_get_level)(struct amdgpu_encoder *amdgpu_encoder); /* hotplug detect */ bool (*hpd_sense)(struct amdgpu_device *adev, enum amdgpu_hpd_id hpd); void (*hpd_set_polarity)(struct amdgpu_device *adev, enum amdgpu_hpd_id hpd); u32 (*hpd_get_gpio_reg)(struct amdgpu_device *adev); /* pageflipping */ void (*page_flip)(struct amdgpu_device *adev, int crtc_id, u64 crtc_base, bool async); int (*page_flip_get_scanoutpos)(struct amdgpu_device *adev, int crtc, u32 *vbl, u32 *position); /* display topology setup */ void (*add_encoder)(struct amdgpu_device *adev, uint32_t encoder_enum, uint32_t supported_device, u16 caps); void (*add_connector)(struct amdgpu_device *adev, uint32_t connector_id, uint32_t supported_device, int connector_type, struct amdgpu_i2c_bus_rec *i2c_bus, uint16_t connector_object_id, struct amdgpu_hpd *hpd, struct amdgpu_router *router); }; struct amdgpu_framebuffer { struct drm_framebuffer base; uint64_t tiling_flags; bool tmz_surface; bool gfx12_dcc; /* caching for later use */ uint64_t address; }; struct amdgpu_mode_info { struct atom_context *atom_context; struct card_info *atom_card_info; bool mode_config_initialized; struct amdgpu_crtc *crtcs[AMDGPU_MAX_CRTCS]; struct drm_plane *planes[AMDGPU_MAX_PLANES]; struct amdgpu_afmt *afmt[AMDGPU_MAX_AFMT_BLOCKS]; /* DVI-I properties */ struct drm_property *coherent_mode_property; /* DAC enable load detect */ struct drm_property *load_detect_property; /* underscan */ struct drm_property *underscan_property; struct drm_property *underscan_hborder_property; struct drm_property *underscan_vborder_property; /* audio */ struct drm_property *audio_property; /* FMT dithering */ struct drm_property *dither_property; /* Adaptive Backlight Modulation (power feature) */ struct drm_property *abm_level_property; /* hardcoded DFP edid from BIOS */ const struct drm_edid *bios_hardcoded_edid; /* firmware flags */ u32 firmware_flags; /* pointer to backlight encoder */ struct amdgpu_encoder *bl_encoder; u8 bl_level; /* saved backlight level */ struct amdgpu_audio audio; /* audio stuff */ int num_crtc; /* number of crtcs */ int num_hpd; /* number of hpd pins */ int num_dig; /* number of dig blocks */ bool gpu_vm_support; /* supports display from GTT */ int disp_priority; const struct amdgpu_display_funcs *funcs; const enum drm_plane_type *plane_type; /* Driver-private color mgmt props */ /* @plane_degamma_lut_property: Plane property to set a degamma LUT to * convert encoded values to light linear values before sampling or * blending. */ struct drm_property *plane_degamma_lut_property; /* @plane_degamma_lut_size_property: Plane property to define the max * size of degamma LUT as supported by the driver (read-only). */ struct drm_property *plane_degamma_lut_size_property; /** * @plane_degamma_tf_property: Plane pre-defined transfer function to * to go from scanout/encoded values to linear values. */ struct drm_property *plane_degamma_tf_property; /** * @plane_hdr_mult_property: */ struct drm_property *plane_hdr_mult_property; struct drm_property *plane_ctm_property; /** * @plane_shaper_lut_property: Plane property to set pre-blending * shaper LUT that converts color content before 3D LUT. * If plane_shaper_tf_property != Identity TF, AMD color module will * combine the user LUT values with pre-defined TF into the LUT * parameters to be programmed. */ struct drm_property *plane_shaper_lut_property; /** * @plane_shaper_lut_size_property: Plane property for the size of * pre-blending shaper LUT as supported by the driver (read-only). */ struct drm_property *plane_shaper_lut_size_property; /** * @plane_shaper_tf_property: Plane property to set a predefined * transfer function for pre-blending shaper (before applying 3D LUT) * with or without LUT. There is no shaper ROM, but we can use AMD * color modules to program LUT parameters from predefined TF (or * from a combination of pre-defined TF and the custom 1D LUT). */ struct drm_property *plane_shaper_tf_property; /** * @plane_lut3d_property: Plane property for color transformation using * a 3D LUT (pre-blending), a three-dimensional array where each * element is an RGB triplet. Each dimension has the size of * lut3d_size. The array contains samples from the approximated * function. On AMD, values between samples are estimated by * tetrahedral interpolation. The array is accessed with three indices, * one for each input dimension (color channel), blue being the * outermost dimension, red the innermost. */ struct drm_property *plane_lut3d_property; /** * @plane_lut3d_size_property: Plane property to define the max size * of 3D LUT as supported by the driver (read-only). The max size is * the max size of one dimension and, therefore, the max number of * entries for 3D LUT array is the 3D LUT size cubed. */ struct drm_property *plane_lut3d_size_property; /** * @plane_blend_lut_property: Plane property for output gamma before * blending. Userspace set a blend LUT to convert colors after 3D LUT * conversion. It works as a post-3DLUT 1D LUT. With shaper LUT, they * are sandwiching 3D LUT with two 1D LUT. If plane_blend_tf_property * != Identity TF, AMD color module will combine the user LUT values * with pre-defined TF into the LUT parameters to be programmed. */ struct drm_property *plane_blend_lut_property; /** * @plane_blend_lut_size_property: Plane property to define the max * size of blend LUT as supported by the driver (read-only). */ struct drm_property *plane_blend_lut_size_property; /** * @plane_blend_tf_property: Plane property to set a predefined * transfer function for pre-blending blend/out_gamma (after applying * 3D LUT) with or without LUT. There is no blend ROM, but we can use * AMD color modules to program LUT parameters from predefined TF (or * from a combination of pre-defined TF and the custom 1D LUT). */ struct drm_property *plane_blend_tf_property; /* @regamma_tf_property: Transfer function for CRTC regamma * (post-blending). Possible values are defined by `enum * amdgpu_transfer_function`. There is no regamma ROM, but we can use * AMD color modules to program LUT parameters from predefined TF (or * from a combination of pre-defined TF and the custom 1D LUT). */ struct drm_property *regamma_tf_property; }; #define AMDGPU_MAX_BL_LEVEL 0xFF struct amdgpu_backlight_privdata { struct amdgpu_encoder *encoder; uint8_t negative; }; struct amdgpu_atom_ss { uint16_t percentage; uint16_t percentage_divider; uint8_t type; uint16_t step; uint8_t delay; uint8_t range; uint8_t refdiv; /* asic_ss */ uint16_t rate; uint16_t amount; }; struct amdgpu_crtc { struct drm_crtc base; int crtc_id; bool enabled; bool can_tile; uint32_t crtc_offset; struct drm_gem_object *cursor_bo; uint64_t cursor_addr; int cursor_x; int cursor_y; int cursor_hot_x; int cursor_hot_y; int cursor_width; int cursor_height; int max_cursor_width; int max_cursor_height; enum amdgpu_rmx_type rmx_type; u8 h_border; u8 v_border; fixed20_12 vsc; fixed20_12 hsc; struct drm_display_mode native_mode; u32 pll_id; /* page flipping */ struct amdgpu_flip_work *pflip_works; enum amdgpu_flip_status pflip_status; int deferred_flip_completion; /* parameters access from DM IRQ handler */ struct dm_irq_params dm_irq_params; /* DM idle state manager */ struct amdgpu_dm_ism ism; /* pll sharing */ struct amdgpu_atom_ss ss; bool ss_enabled; u32 adjusted_clock; int bpc; u32 pll_reference_div; u32 pll_post_div; u32 pll_flags;