Updates for v6.8: Core: - Add support for SDM670, SM8650 - Handle the CFG interconnect to fix the obscure hangs / timeouts on register write - Kconfig fix for QMP dependency - DT schema fixes DPU: - Add support for SDM670, SM8650 - Enable SmartDMA on SM8350 and SM8450 - Correct UBWC settings for SC8280XP - Fix catalog settings for SC8180X - Actually make use of the version to switch between QSEED3/3LITE/4 scalers - Use devres-managed and drm-managed allocations where appropriate - misc other fixes - Enabled YUV writeback on SC7280, SM8250 - Enabled writeback on SM8350, SM8450 - CRC fix when encoder is selected as the input source - other misc fixes MDP4: - Use devres-managed and drm-managed allocations where appropriate - flush vblank event on CRTC disable MDP5: - Use devres-managed and drm-managed allocations where appropriate DP: - Add support for SM8650 - Enable PM runtime support - Merge msm-specific debugfs dir with the generic one - Described DisplayPort on SM8150 in DeviceTree bindings - Moved dp_display_get_next_bridge() to probe() DSI: - Add support for SM8650 - Enable PM runtime support GPU/GEM: - demote userspace triggerable warnings to debug - add GEM object metadata UAPI - move GPU devcoredumps to GPU device - fix hangcheck to skip retired submits - expose UBWC config to userspace - fix a680 chip-id - drm_exec conversion - drm/ci: remove rebase-merge directory (to unblock CI) [airlied: fix drm_exec/amd interaction] Signed-off-by: Dave Airlie <airlied@redhat.com> From: Rob Clark <robdclark@gmail.com> Link: https://patchwork.freedesktop.org/patch/msgid/CAF6AEGs9auYqmo-7NSd9FsbNBCDf7aBevd=4xkcF3A5G_OGvMQ@mail.gmail.com
Showing the changes to include/uapi/drm (1 of 144 files). Show all
Unified · Split
| @@ -86,6 +86,7 @@ struct drm_msm_timespec { · 85 unmodified lines | ||
| 86 | 86 | #define MSM_PARAM_CMDLINE 0x0d /* WO: override for task cmdline */ |
| 87 | 87 | #define MSM_PARAM_VA_START 0x0e /* RO: start of valid GPU iova range */ |
| 88 | 88 | #define MSM_PARAM_VA_SIZE 0x0f /* RO: size of valid GPU iova range (bytes) */ |
| 89 | +#define MSM_PARAM_HIGHEST_BANK_BIT 0x10 /* RO */ | |
| 89 | 90 | |
| 90 | 91 | /* For backwards compat. The original support for preemption was based on |
| 91 | 92 | * a single ring per priority level so # of priority levels equals the # |
| @@ -139,6 +140,8 @@ struct drm_msm_gem_new { · 47 unmodified lines | ||
| 139 | 140 | #define MSM_INFO_GET_NAME 0x03 /* get debug name, returned by pointer */ |
| 140 | 141 | #define MSM_INFO_SET_IOVA 0x04 /* set the iova, passed by value */ |
| 141 | 142 | #define MSM_INFO_GET_FLAGS 0x05 /* get the MSM_BO_x flags */ |
| 143 | +#define MSM_INFO_SET_METADATA 0x06 /* set userspace metadata */ | |
| 144 | +#define MSM_INFO_GET_METADATA 0x07 /* get userspace metadata */ | |
| 142 | 145 | |
| 143 | 146 | struct drm_msm_gem_info { |
| 144 | 147 | __u32 handle; /* in */ |