Some older interconnect target modules need module internal clock toggling quirks to reset properly. We've been doing this in the platform code earlier, but need to be able to it directly in the ti-sysc driver when we no longer rely on on the platform code. Let's add reset handling for 1-wire, i2c and watchdog. Later on we can add more modules like msdi and dss as they get tested. For dra7 pcie, we should be able to just use the rstctrl reset driver when available.
Showing the changes to include/linux (1 of 2 files). Show all
Unified · Split
| @@ -47,6 +47,9 @@ struct sysc_regbits { · 46 unmodified lines | ||
| 47 | 47 | s8 emufree_shift; |
| 48 | 48 | }; |
| 49 | 49 | |
| 50 | +#define SYSC_MODULE_QUIRK_HDQ1W BIT(17) | |
| 51 | +#define SYSC_MODULE_QUIRK_I2C BIT(16) | |
| 52 | +#define SYSC_MODULE_QUIRK_WDT BIT(15) | |
| 50 | 53 | #define SYSS_QUIRK_RESETDONE_INVERTED BIT(14) |
| 51 | 54 | #define SYSC_QUIRK_SWSUP_MSTANDBY BIT(13) |
| 52 | 55 | #define SYSC_QUIRK_SWSUP_SIDLE_ACT BIT(12) |