Commit 6edfa11cb396 ("clk: samsung: Add enable/disable operation for PLL36XX clocks") added enable/disable operations to PLL clocks. Prior that VPLL and EPPL clocks were always enabled because the enable bit was never touched. Those clocks have to be enabled during suspend/resume cycle, because otherwise board fails to enter sleep mode. This patch enables them unconditionally before entering system suspend state. System restore function will set them to the previous state saved in the register cache done before that unconditional enable.
Unified · Split
| @@ -294,6 +294,18 @@ static const struct samsung_clk_reg_dump src_mask_suspend_e4210[] = { · 293 unmodified lines | ||
| 294 | 294 | #define PLL_ENABLED (1 << 31) |
| 295 | 295 | #define PLL_LOCKED (1 << 29) |
| 296 | 296 | |
| 297 | +static void exynos4_clk_enable_pll(u32 reg) | |
| 298 | +{ | |
| 299 | + u32 pll_con = readl(reg_base + reg); | |
| 300 | + pll_con |= PLL_ENABLED; | |
| 301 | + writel(pll_con, reg_base + reg); | |
| 302 | + | |
| 303 | + while (!(pll_con & PLL_LOCKED)) { | |
| 304 | + cpu_relax(); | |
| 305 | + pll_con = readl(reg_base + reg); | |
| 306 | + } | |
| 307 | +} | |
| 308 | + | |
| 297 | 309 | static void exynos4_clk_wait_for_pll(u32 reg) |
| 298 | 310 | { |
| 299 | 311 | u32 pll_con; |
| @@ -315,6 +327,9 @@ static int exynos4_clk_suspend(void) · 15 unmodified lines | ||
| 315 | 327 | samsung_clk_save(reg_base, exynos4_save_pll, |
| 316 | 328 | ARRAY_SIZE(exynos4_clk_pll_regs)); |
| 317 | 329 | |
| 330 | + exynos4_clk_enable_pll(EPLL_CON0); | |
| 331 | + exynos4_clk_enable_pll(VPLL_CON0); | |
| 332 | + | |
| 318 | 333 | if (exynos4_soc == EXYNOS4210) { |
| 319 | 334 | samsung_clk_save(reg_base, exynos4_save_soc, |
| 320 | 335 | ARRAY_SIZE(exynos4210_clk_save)); |