| @@ -155,7 +155,7 @@ enum { · 154 unmodified lines |
| 155 | 155 | MLX5_CMD_OP_QUERY_XRQ_DC_PARAMS_ENTRY = 0x725, |
| 156 | 156 | MLX5_CMD_OP_SET_XRQ_DC_PARAMS_ENTRY = 0x726, |
| 157 | 157 | MLX5_CMD_OP_QUERY_XRQ_ERROR_PARAMS = 0x727, |
| 158 | | − MLX5_CMD_OP_QUERY_HOST_PARAMS = 0x740, |
| 158 | + MLX5_CMD_OP_QUERY_ESW_FUNCTIONS = 0x740, |
| 159 | 159 | MLX5_CMD_OP_QUERY_VPORT_STATE = 0x750, |
| 160 | 160 | MLX5_CMD_OP_MODIFY_VPORT_STATE = 0x751, |
| 161 | 161 | MLX5_CMD_OP_QUERY_ESW_VPORT_CONTEXT = 0x752, |
| @@ -382,7 +382,8 @@ struct mlx5_ifc_flow_table_prop_layout_bits { · 220 unmodified lines |
| 382 | 382 | u8 reformat_and_modify_action[0x1]; |
| 383 | 383 | u8 reserved_at_15[0x2]; |
| 384 | 384 | u8 table_miss_action_domain[0x1]; |
| 385 | | − u8 reserved_at_18[0x8]; |
| 385 | + u8 termination_table[0x1]; |
| 386 | + u8 reserved_at_19[0x7]; |
| 386 | 387 | u8 reserved_at_20[0x2]; |
| 387 | 388 | u8 log_max_ft_size[0x6]; |
| 388 | 389 | u8 log_max_modify_header_context[0x8]; |
| @@ -664,7 +665,9 @@ struct mlx5_ifc_e_switch_cap_bits { · 275 unmodified lines |
| 664 | 665 | u8 vport_svlan_insert[0x1]; |
| 665 | 666 | u8 vport_cvlan_insert_if_not_exist[0x1]; |
| 666 | 667 | u8 vport_cvlan_insert_overwrite[0x1]; |
| 667 | | − u8 reserved_at_5[0x16]; |
| 668 | + u8 reserved_at_5[0x14]; |
| 669 | + u8 esw_functions_changed[0x1]; |
| 670 | + u8 reserved_at_1a[0x1]; |
| 668 | 671 | u8 ecpf_vport_exists[0x1]; |
| 669 | 672 | u8 counter_eswitch_affinity[0x1]; |
| 670 | 673 | u8 merged_eswitch[0x1]; |
| @@ -715,7 +718,9 @@ struct mlx5_ifc_qos_cap_bits { · 44 unmodified lines |
| 715 | 718 | }; |
| 716 | 719 | |
| 717 | 720 | struct mlx5_ifc_debug_cap_bits { |
| 718 | | − u8 reserved_at_0[0x20]; |
| 721 | + u8 core_dump_general[0x1]; |
| 722 | + u8 core_dump_qp[0x1]; |
| 723 | + u8 reserved_at_2[0x1e]; |
| 719 | 724 | |
| 720 | 725 | u8 reserved_at_20[0x2]; |
| 721 | 726 | u8 stall_detect[0x1]; |
| @@ -2531,6 +2536,7 @@ union mlx5_ifc_hca_cap_union_bits { · 1809 unmodified lines |
| 2531 | 2536 | struct mlx5_ifc_e_switch_cap_bits e_switch_cap; |
| 2532 | 2537 | struct mlx5_ifc_vector_calc_cap_bits vector_calc_cap; |
| 2533 | 2538 | struct mlx5_ifc_qos_cap_bits qos_cap; |
| 2539 | + struct mlx5_ifc_debug_cap_bits debug_cap; |
| 2534 | 2540 | struct mlx5_ifc_fpga_cap_bits fpga_cap; |
| 2535 | 2541 | u8 reserved_at_0[0x8000]; |
| 2536 | 2542 | }; |
| @@ -7236,7 +7242,8 @@ struct mlx5_ifc_create_flow_table_out_bits { · 4699 unmodified lines |
| 7236 | 7242 | struct mlx5_ifc_flow_table_context_bits { |
| 7237 | 7243 | u8 reformat_en[0x1]; |
| 7238 | 7244 | u8 decap_en[0x1]; |
| 7239 | | − u8 reserved_at_2[0x2]; |
| 7245 | + u8 reserved_at_2[0x1]; |
| 7246 | + u8 termination_table[0x1]; |
| 7240 | 7247 | u8 table_miss_action[0x4]; |
| 7241 | 7248 | u8 level[0x8]; |
| 7242 | 7249 | u8 reserved_at_10[0x8]; |
| @@ -8546,6 +8553,18 @@ struct mlx5_ifc_qcam_reg_bits { · 1303 unmodified lines |
| 8546 | 8553 | u8 reserved_at_1c0[0x80]; |
| 8547 | 8554 | }; |
| 8548 | 8555 | |
| 8556 | +struct mlx5_ifc_core_dump_reg_bits { |
| 8557 | + u8 reserved_at_0[0x18]; |
| 8558 | + u8 core_dump_type[0x8]; |
| 8559 | + |
| 8560 | + u8 reserved_at_20[0x30]; |
| 8561 | + u8 vhca_id[0x10]; |
| 8562 | + |
| 8563 | + u8 reserved_at_60[0x8]; |
| 8564 | + u8 qpn[0x18]; |
| 8565 | + u8 reserved_at_80[0x180]; |
| 8566 | +}; |
| 8567 | + |
| 8549 | 8568 | struct mlx5_ifc_pcap_reg_bits { |
| 8550 | 8569 | u8 reserved_at_0[0x8]; |
| 8551 | 8570 | u8 local_port[0x8]; |
| @@ -9704,7 +9723,7 @@ struct mlx5_ifc_host_params_context_bits { · 1152 unmodified lines |
| 9704 | 9723 | u8 reserved_at_80[0x180]; |
| 9705 | 9724 | }; |
| 9706 | 9725 | |
| 9707 | | −struct mlx5_ifc_query_host_params_in_bits { |
| 9726 | +struct mlx5_ifc_query_esw_functions_in_bits { |
| 9708 | 9727 | u8 opcode[0x10]; |
| 9709 | 9728 | u8 reserved_at_10[0x10]; |
| 9710 | 9729 | |
| @@ -9714,7 +9733,7 @@ struct mlx5_ifc_query_host_params_in_bits { · 3 unmodified lines |
| 9714 | 9733 | u8 reserved_at_40[0x40]; |
| 9715 | 9734 | }; |
| 9716 | 9735 | |
| 9717 | | −struct mlx5_ifc_query_host_params_out_bits { |
| 9736 | +struct mlx5_ifc_query_esw_functions_out_bits { |
| 9718 | 9737 | u8 status[0x8]; |
| 9719 | 9738 | u8 reserved_at_8[0x18]; |
| 9720 | 9739 | |