Set the default Quad Enable method for ISSI flashes. Used for ISSI flashes (IS25WP256D-JMLE) that do not support SFDP tables and can not determine the Quad Enable method by parsing BFPT. Based on code originally written by Wesley Terpstra <wesley@sifive.com> and/or Palmer Dabbelt <palmer@sifive.com> https://github.com/riscv/riscv-linux/commit/c94e267766d62bc9a669611c3d0c8ed5ea26569b
Showing the changes to include/linux (1 of 2 files). Show all
Unified · Split
| @@ -22,6 +22,7 @@ · 21 unmodified lines | |||
| 22 | #define SNOR_MFR_INTEL CFI_MFR_INTEL | 22 | #define SNOR_MFR_INTEL CFI_MFR_INTEL |
| 23 | #define SNOR_MFR_ST CFI_MFR_ST /* ST Micro */ | 23 | #define SNOR_MFR_ST CFI_MFR_ST /* ST Micro */ |
| 24 | #define SNOR_MFR_MICRON CFI_MFR_MICRON /* Micron */ | 24 | #define SNOR_MFR_MICRON CFI_MFR_MICRON /* Micron */ |
| 25 | #define SNOR_MFR_ISSI CFI_MFR_PMC | ||
| 25 | #define SNOR_MFR_MACRONIX CFI_MFR_MACRONIX | 26 | #define SNOR_MFR_MACRONIX CFI_MFR_MACRONIX |
| 26 | #define SNOR_MFR_SPANSION CFI_MFR_AMD | 27 | #define SNOR_MFR_SPANSION CFI_MFR_AMD |
| 27 | #define SNOR_MFR_SST CFI_MFR_SST | 28 | #define SNOR_MFR_SST CFI_MFR_SST |