The perf fuzzer caused Skylake machine to crash: [ 9680.085831] Call Trace: [ 9680.088301] <IRQ> [ 9680.090363] perf_output_sample_regs+0x43/0xa0 [ 9680.094928] perf_output_sample+0x3aa/0x7a0 [ 9680.099181] perf_event_output_forward+0x53/0x80 [ 9680.103917] __perf_event_overflow+0x52/0xf0 [ 9680.108266] ? perf_trace_run_bpf_submit+0xc0/0xc0 [ 9680.113108] perf_swevent_hrtimer+0xe2/0x150 [ 9680.117475] ? check_preempt_wakeup+0x181/0x230 [ 9680.122091] ? check_preempt_curr+0x62/0x90 [ 9680.126361] ? ttwu_do_wakeup+0x19/0x140 [ 9680.130355] ? try_to_wake_up+0x54/0x460 [ 9680.134366] ? reweight_entity+0x15b/0x1a0 [ 9680.138559] ? __queue_work+0x103/0x3f0 [ 9680.142472] ? update_dl_rq_load_avg+0x1cd/0x270 [ 9680.147194] ? timerqueue_del+0x1e/0x40 [ 9680.151092] ? __remove_hrtimer+0x35/0x70 [ 9680.155191] __hrtimer_run_queues+0x100/0x280 [ 9680.159658] hrtimer_interrupt+0x100/0x220 [ 9680.163835] smp_apic_timer_interrupt+0x6a/0x140 [ 9680.168555] apic_timer_interrupt+0xf/0x20 [ 9680.172756] </IRQ> The XMM registers can only be collected by PEBS hardware events on the platforms with PEBS baseline support, e.g. Icelake, not software/probe events. Add capabilities flag PERF_PMU_CAP_EXTENDED_REGS to indicate the PMU which support extended registers. For X86, the extended registers are XMM registers. Add has_extended_regs() to check if extended registers are applied. The generic code define the mask of extended registers as 0 if arch headers haven't overridden it.
Showing the changes to kernel (1 of 5 files). Show all
Unified · Split
| @@ -10036,6 +10036,12 @@ void perf_pmu_unregister(struct pmu *pmu) · 10035 unmodified lines | |||
| 10036 | } | 10036 | } |
| 10037 | EXPORT_SYMBOL_GPL(perf_pmu_unregister); | 10037 | EXPORT_SYMBOL_GPL(perf_pmu_unregister); |
| 10038 | 10038 | ||
| 10039 | static inline bool has_extended_regs(struct perf_event *event) | ||
| 10040 | { | ||
| 10041 | return (event->attr.sample_regs_user & PERF_REG_EXTENDED_MASK) || | ||
| 10042 | (event->attr.sample_regs_intr & PERF_REG_EXTENDED_MASK); | ||
| 10043 | } | ||
| 10044 | |||
| 10039 | static int perf_try_init_event(struct pmu *pmu, struct perf_event *event) | 10045 | static int perf_try_init_event(struct pmu *pmu, struct perf_event *event) |
| 10040 | { | 10046 | { |
| 10041 | struct perf_event_context *ctx = NULL; | 10047 | struct perf_event_context *ctx = NULL; |
| @@ -10067,12 +10073,16 @@ static int perf_try_init_event(struct pmu *pmu, struct perf_event *event) · 25 unmodified lines | |||
| 10067 | perf_event_ctx_unlock(event->group_leader, ctx); | 10073 | perf_event_ctx_unlock(event->group_leader, ctx); |
| 10068 | 10074 | ||
| 10069 | if (!ret) { | 10075 | if (!ret) { |
| 10076 | if (!(pmu->capabilities & PERF_PMU_CAP_EXTENDED_REGS) && | ||
| 10077 | has_extended_regs(event)) | ||
| 10078 | ret = -EOPNOTSUPP; | ||
| 10079 | |||
| 10070 | if (pmu->capabilities & PERF_PMU_CAP_NO_EXCLUDE && | 10080 | if (pmu->capabilities & PERF_PMU_CAP_NO_EXCLUDE && |
| 10071 | event_has_any_exclude_flag(event)) { | 10081 | event_has_any_exclude_flag(event)) |
| 10072 | if (event->destroy) | ||
| 10073 | event->destroy(event); | ||
| 10074 | ret = -EINVAL; | 10082 | ret = -EINVAL; |
| 10075 | } | 10083 | |
| 10084 | if (ret && event->destroy) | ||
| 10085 | event->destroy(event); | ||
| 10076 | } | 10086 | } |
| 10077 | 10087 | ||
| 10078 | if (ret) | 10088 | if (ret) |