History

PCI/ATS: Cache PRI PRG Response PASID Required bit

The PRG Response PASID Required bit in the PRI Capability is read-only. Read it once when we enumerate the device and cache the value so we don't need to read it again.

Bjorn Helgaas committed 7 years ago

Commit e5adf791 parent 751035b2 files · +11 −13Browse files

Showing the changes to include/linux (1 of 2 files). Show all

Unified · Split

include/linux/pci.h+1−0
@@ -456,6 +456,7 @@ struct pci_dev { · 455 unmodified lines
456456 #ifdef CONFIG_PCI_PRI
457457 u16 pri_cap; /* PRI Capability offset */
458458 u32 pri_reqs_alloc; /* Number of PRI requests allocated */
459+ unsigned int pasid_required:1; /* PRG Response PASID Required */
459460 #endif
460461 #ifdef CONFIG_PCI_PASID
461462 u16 pasid_cap; /* PASID Capability offset */

Keyboard shortcuts

General

Show keyboard shortcuts
?
Focus the current search
/

Issues and pull requests

Open filters
f

Issues, pull requests and Inbox

Select next item
j↓
Select previous item
k↑
Open selected item
Enter
Dismiss filters or clear selection
Esc

Repository code

Go to file
t