Pull ARM SoC-related driver updates from Olof Johansson: "Various driver updates for platforms: - Nvidia: Fuse support for Tegra194, continued memory controller pieces for Tegra30 - NXP/FSL: Refactorings of QuickEngine drivers to support ARM/ARM64/PPC - NXP/FSL: i.MX8MP SoC driver pieces - TI Keystone: ring accelerator driver - Qualcomm: SCM driver cleanup/refactoring + support for new SoCs. - Xilinx ZynqMP: feature checking interface for firmware. Mailbox communication for power management - Overall support patch set for cpuidle on more complex hierarchies (PSCI-based) and misc cleanups, refactorings of Marvell, TI, other platforms" * tag 'armsoc-drivers' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc: (166 commits) drivers: soc: xilinx: Use mailbox IPI callback dt-bindings: power: reset: xilinx: Add bindings for ipi mailbox drivers: soc: ti: knav_qmss_queue: Pass lockdep expression to RCU lists MAINTAINERS: Add brcmstb PCIe controller entry soc/tegra: fuse: Unmap registers once they are not needed anymore soc/tegra: fuse: Correct straps' address for older Tegra124 device trees soc/tegra: fuse: Warn if straps are not ready soc/tegra: fuse: Cache values of straps and Chip ID registers memory: tegra30-emc: Correct error message for timed out auto calibration memory: tegra30-emc: Firm up hardware programming sequence memory: tegra30-emc: Firm up suspend/resume sequence soc/tegra: regulators: Do nothing if voltage is unchanged memory: tegra: Correct reset value of xusb_hostr soc/tegra: fuse: Add APB DMA dependency for Tegra20 bus: tegra-aconnect: Remove PM_CLK dependency dt-bindings: mediatek: add MT6765 power dt-bindings soc: mediatek: cmdq: delete not used define memory: tegra: Add support for the Tegra194 memory controller memory: tegra: Only include support for enabled SoCs memory: tegra: Support DVFS on Tegra186 and later ...
Showing the changes to include/linux (10 of 142 files). Show all
Unified · Split
| @@ -96,6 +96,7 @@ enum cpuhp_state { · 95 unmodified lines | ||
| 96 | 96 | CPUHP_AP_OFFLINE, |
| 97 | 97 | CPUHP_AP_SCHED_STARTING, |
| 98 | 98 | CPUHP_AP_RCUTREE_DYING, |
| 99 | + CPUHP_AP_CPU_PM_STARTING, | |
| 99 | 100 | CPUHP_AP_IRQ_GIC_STARTING, |
| 100 | 101 | CPUHP_AP_IRQ_HIP04_STARTING, |
| 101 | 102 | CPUHP_AP_IRQ_ARMADA_XP_STARTING, |
| @@ -48,6 +48,10 @@ · 47 unmodified lines | ||
| 48 | 48 | #define ZYNQMP_PM_CAPABILITY_WAKEUP 0x4U |
| 49 | 49 | #define ZYNQMP_PM_CAPABILITY_UNUSABLE 0x8U |
| 50 | 50 | |
| 51 | +/* Feature check status */ | |
| 52 | +#define PM_FEATURE_INVALID -1 | |
| 53 | +#define PM_FEATURE_UNCHECKED 0 | |
| 54 | + | |
| 51 | 55 | /* |
| 52 | 56 | * Firmware FPGA Manager flags |
| 53 | 57 | * XILINX_ZYNQMP_PM_FPGA_FULL: FPGA full reconfiguration |
| @@ -78,11 +82,14 @@ enum pm_api_id { · 24 unmodified lines | ||
| 78 | 82 | PM_CLOCK_GETRATE, |
| 79 | 83 | PM_CLOCK_SETPARENT, |
| 80 | 84 | PM_CLOCK_GETPARENT, |
| 85 | + PM_FEATURE_CHECK = 63, | |
| 86 | + PM_API_MAX, | |
| 81 | 87 | }; |
| 82 | 88 | |
| 83 | 89 | /* PMU-FW return status codes */ |
| 84 | 90 | enum pm_ret_status { |
| 85 | 91 | XST_PM_SUCCESS = 0, |
| 92 | + XST_PM_NO_FEATURE = 19, | |
| 86 | 93 | XST_PM_INTERNAL = 2000, |
| 87 | 94 | XST_PM_CONFLICT, |
| 88 | 95 | XST_PM_NO_ACCESS, |
| @@ -351,6 +351,8 @@ extern const void *of_get_property(const struct device_node *node, · 350 unmodified lines | ||
| 351 | 351 | int *lenp); |
| 352 | 352 | extern struct device_node *of_get_cpu_node(int cpu, unsigned int *thread); |
| 353 | 353 | extern struct device_node *of_get_next_cpu_node(struct device_node *prev); |
| 354 | +extern struct device_node *of_get_cpu_state_node(struct device_node *cpu_node, | |
| 355 | + int index); | |
| 354 | 356 | |
| 355 | 357 | #define for_each_property_of_node(dn, pp) \ |
| 356 | 358 | for (pp = dn->properties; pp != NULL; pp = pp->next) |
| @@ -765,6 +767,12 @@ static inline struct device_node *of_get_next_cpu_node(struct device_node *prev) · 408 unmodified lines | ||
| 765 | 767 | return NULL; |
| 766 | 768 | } |
| 767 | 769 | |
| 770 | +static inline struct device_node *of_get_cpu_state_node(struct device_node *cpu_node, | |
| 771 | + int index) | |
| 772 | +{ | |
| 773 | + return NULL; | |
| 774 | +} | |
| 775 | + | |
| 768 | 776 | static inline int of_n_addr_cells(struct device_node *np) |
| 769 | 777 | { |
| 770 | 778 | return 0; |
| @@ -49,6 +49,7 @@ struct sysc_regbits { · 48 unmodified lines | ||
| 49 | 49 | s8 emufree_shift; |
| 50 | 50 | }; |
| 51 | 51 | |
| 52 | +#define SYSC_QUIRK_CLKDM_NOAUTO BIT(21) | |
| 52 | 53 | #define SYSC_QUIRK_FORCE_MSTANDBY BIT(20) |
| 53 | 54 | #define SYSC_MODULE_QUIRK_AESS BIT(19) |
| 54 | 55 | #define SYSC_MODULE_QUIRK_SGX BIT(18) |
| @@ -284,6 +284,8 @@ void of_genpd_del_provider(struct device_node *np); · 283 unmodified lines | ||
| 284 | 284 | int of_genpd_add_device(struct of_phandle_args *args, struct device *dev); |
| 285 | 285 | int of_genpd_add_subdomain(struct of_phandle_args *parent_spec, |
| 286 | 286 | struct of_phandle_args *subdomain_spec); |
| 287 | +int of_genpd_remove_subdomain(struct of_phandle_args *parent_spec, | |
| 288 | + struct of_phandle_args *subdomain_spec); | |
| 287 | 289 | struct generic_pm_domain *of_genpd_remove_last(struct device_node *np); |
| 288 | 290 | int of_genpd_parse_idle_states(struct device_node *dn, |
| 289 | 291 | struct genpd_power_state **states, int *n); |
| @@ -322,6 +324,12 @@ static inline int of_genpd_add_subdomain(struct of_phandle_args *parent_spec, · 32 unmodified lines | ||
| 322 | 324 | return -ENODEV; |
| 323 | 325 | } |
| 324 | 326 | |
| 327 | +static inline int of_genpd_remove_subdomain(struct of_phandle_args *parent_spec, | |
| 328 | + struct of_phandle_args *subdomain_spec) | |
| 329 | +{ | |
| 330 | + return -ENODEV; | |
| 331 | +} | |
| 332 | + | |
| 325 | 333 | static inline int of_genpd_parse_idle_states(struct device_node *dn, |
| 326 | 334 | struct genpd_power_state **states, int *n) |
| 327 | 335 | { |
| @@ -18,6 +18,8 @@ bool psci_tos_resident_on(int cpu); · 17 unmodified lines | ||
| 18 | 18 | |
| 19 | 19 | int psci_cpu_suspend_enter(u32 state); |
| 20 | 20 | bool psci_power_state_is_valid(u32 state); |
| 21 | +int psci_set_osi_mode(void); | |
| 22 | +bool psci_has_osi_support(void); | |
| 21 | 23 | |
| 22 | 24 | enum smccc_version { |
| 23 | 25 | SMCCC_VERSION_1_0, |
| @@ -1,5 +1,5 @@ | ||
| 1 | 1 | /* SPDX-License-Identifier: GPL-2.0-only */ |
| 2 | −/* Copyright (c) 2010-2015, 2018, The Linux Foundation. All rights reserved. | |
| 2 | +/* Copyright (c) 2010-2015, 2018-2019 The Linux Foundation. All rights reserved. | |
| 3 | 3 | * Copyright (C) 2015 Linaro Ltd. |
| 4 | 4 | */ |
| 5 | 5 | #ifndef __QCOM_SCM_H |
| @@ -55,77 +55,94 @@ enum qcom_scm_sec_dev_id { · 49 unmodified lines | ||
| 55 | 55 | #define QCOM_SCM_PERM_RWX (QCOM_SCM_PERM_RW | QCOM_SCM_PERM_EXEC) |
| 56 | 56 | |
| 57 | 57 | #if IS_ENABLED(CONFIG_QCOM_SCM) |
| 58 | +extern bool qcom_scm_is_available(void); | |
| 59 | + | |
| 58 | 60 | extern int qcom_scm_set_cold_boot_addr(void *entry, const cpumask_t *cpus); |
| 59 | 61 | extern int qcom_scm_set_warm_boot_addr(void *entry, const cpumask_t *cpus); |
| 60 | −extern bool qcom_scm_is_available(void); | |
| 61 | −extern bool qcom_scm_hdcp_available(void); | |
| 62 | −extern int qcom_scm_hdcp_req(struct qcom_scm_hdcp_req *req, u32 req_cnt, | |
| 63 | − u32 *resp); | |
| 64 | −extern bool qcom_scm_ocmem_lock_available(void); | |
| 65 | −extern int qcom_scm_ocmem_lock(enum qcom_scm_ocmem_client id, u32 offset, | |
| 66 | − u32 size, u32 mode); | |
| 67 | −extern int qcom_scm_ocmem_unlock(enum qcom_scm_ocmem_client id, u32 offset, | |
| 68 | − u32 size); | |
| 69 | −extern bool qcom_scm_pas_supported(u32 peripheral); | |
| 62 | +extern void qcom_scm_cpu_power_down(u32 flags); | |
| 63 | +extern int qcom_scm_set_remote_state(u32 state, u32 id); | |
| 64 | + | |
| 70 | 65 | extern int qcom_scm_pas_init_image(u32 peripheral, const void *metadata, |
| 71 | 66 | size_t size); |
| 72 | 67 | extern int qcom_scm_pas_mem_setup(u32 peripheral, phys_addr_t addr, |
| 73 | 68 | phys_addr_t size); |
| 74 | 69 | extern int qcom_scm_pas_auth_and_reset(u32 peripheral); |
| 75 | 70 | extern int qcom_scm_pas_shutdown(u32 peripheral); |
| 76 | −extern int qcom_scm_assign_mem(phys_addr_t mem_addr, size_t mem_sz, | |
| 77 | − unsigned int *src, | |
| 78 | − const struct qcom_scm_vmperm *newvm, | |
| 79 | − unsigned int dest_cnt); | |
| 80 | −extern void qcom_scm_cpu_power_down(u32 flags); | |
| 81 | −extern u32 qcom_scm_get_version(void); | |
| 82 | −extern int qcom_scm_set_remote_state(u32 state, u32 id); | |
| 71 | +extern bool qcom_scm_pas_supported(u32 peripheral); | |
| 72 | + | |
| 73 | +extern int qcom_scm_io_readl(phys_addr_t addr, unsigned int *val); | |
| 74 | +extern int qcom_scm_io_writel(phys_addr_t addr, unsigned int val); | |
| 75 | + | |
| 83 | 76 | extern bool qcom_scm_restore_sec_cfg_available(void); |
| 84 | 77 | extern int qcom_scm_restore_sec_cfg(u32 device_id, u32 spare); |
| 85 | 78 | extern int qcom_scm_iommu_secure_ptbl_size(u32 spare, size_t *size); |
| 86 | 79 | extern int qcom_scm_iommu_secure_ptbl_init(u64 addr, u32 size, u32 spare); |
| 80 | +extern int qcom_scm_assign_mem(phys_addr_t mem_addr, size_t mem_sz, | |
| 81 | + unsigned int *src, | |
| 82 | + const struct qcom_scm_vmperm *newvm, | |
| 83 | + unsigned int dest_cnt); | |
| 84 | + | |
| 85 | +extern bool qcom_scm_ocmem_lock_available(void); | |
| 86 | +extern int qcom_scm_ocmem_lock(enum qcom_scm_ocmem_client id, u32 offset, | |
| 87 | + u32 size, u32 mode); | |
| 88 | +extern int qcom_scm_ocmem_unlock(enum qcom_scm_ocmem_client id, u32 offset, | |
| 89 | + u32 size); | |
| 90 | + | |
| 91 | +extern bool qcom_scm_hdcp_available(void); | |
| 92 | +extern int qcom_scm_hdcp_req(struct qcom_scm_hdcp_req *req, u32 req_cnt, | |
| 93 | + u32 *resp); | |
| 94 | + | |
| 87 | 95 | extern int qcom_scm_qsmmu500_wait_safe_toggle(bool en); |
| 88 | −extern int qcom_scm_io_readl(phys_addr_t addr, unsigned int *val); | |
| 89 | −extern int qcom_scm_io_writel(phys_addr_t addr, unsigned int val); | |
| 90 | 96 | #else |
| 91 | 97 | |
| 92 | 98 | #include <linux/errno.h> |
| 93 | 99 | |
| 94 | −static inline | |
| 95 | −int qcom_scm_set_cold_boot_addr(void *entry, const cpumask_t *cpus) | |
| 96 | −{ | |
| 97 | − return -ENODEV; | |
| 98 | −} | |
| 99 | −static inline | |
| 100 | −int qcom_scm_set_warm_boot_addr(void *entry, const cpumask_t *cpus) | |
| 101 | −{ | |
| 102 | − return -ENODEV; | |
| 103 | −} | |
| 104 | 100 | static inline bool qcom_scm_is_available(void) { return false; } |
| 105 | −static inline bool qcom_scm_hdcp_available(void) { return false; } | |
| 106 | −static inline int qcom_scm_hdcp_req(struct qcom_scm_hdcp_req *req, u32 req_cnt, | |
| 107 | − u32 *resp) { return -ENODEV; } | |
| 108 | −static inline bool qcom_scm_pas_supported(u32 peripheral) { return false; } | |
| 101 | + | |
| 102 | +static inline int qcom_scm_set_cold_boot_addr(void *entry, | |
| 103 | + const cpumask_t *cpus) { return -ENODEV; } | |
| 104 | +static inline int qcom_scm_set_warm_boot_addr(void *entry, | |
| 105 | + const cpumask_t *cpus) { return -ENODEV; } | |
| 106 | +static inline void qcom_scm_cpu_power_down(u32 flags) {} | |
| 107 | +static inline u32 qcom_scm_set_remote_state(u32 state,u32 id) | |
| 108 | + { return -ENODEV; } | |
| 109 | + | |
| 109 | 110 | static inline int qcom_scm_pas_init_image(u32 peripheral, const void *metadata, |
| 110 | − size_t size) { return -ENODEV; } | |
| 111 | + size_t size) { return -ENODEV; } | |
| 111 | 112 | static inline int qcom_scm_pas_mem_setup(u32 peripheral, phys_addr_t addr, |
| 112 | − phys_addr_t size) { return -ENODEV; } | |
| 113 | −static inline int | |
| 114 | −qcom_scm_pas_auth_and_reset(u32 peripheral) { return -ENODEV; } | |
| 113 | + phys_addr_t size) { return -ENODEV; } | |
| 114 | +static inline int qcom_scm_pas_auth_and_reset(u32 peripheral) | |
| 115 | + { return -ENODEV; } | |
| 115 | 116 | static inline int qcom_scm_pas_shutdown(u32 peripheral) { return -ENODEV; } |
| 117 | +static inline bool qcom_scm_pas_supported(u32 peripheral) { return false; } | |
| 118 | + | |
| 119 | +static inline int qcom_scm_io_readl(phys_addr_t addr, unsigned int *val) | |
| 120 | + { return -ENODEV; } | |
| 121 | +static inline int qcom_scm_io_writel(phys_addr_t addr, unsigned int val) | |
| 122 | + { return -ENODEV; } | |
| 123 | + | |
| 124 | +static inline bool qcom_scm_restore_sec_cfg_available(void) { return false; } | |
| 125 | +static inline int qcom_scm_restore_sec_cfg(u32 device_id, u32 spare) | |
| 126 | + { return -ENODEV; } | |
| 127 | +static inline int qcom_scm_iommu_secure_ptbl_size(u32 spare, size_t *size) | |
| 128 | + { return -ENODEV; } | |
| 129 | +static inline int qcom_scm_iommu_secure_ptbl_init(u64 addr, u32 size, u32 spare) | |
| 130 | + { return -ENODEV; } | |
| 116 | 131 | static inline int qcom_scm_assign_mem(phys_addr_t mem_addr, size_t mem_sz, |
| 117 | − unsigned int *src, | |
| 118 | − const struct qcom_scm_vmperm *newvm, | |
| 119 | − unsigned int dest_cnt) { return -ENODEV; } | |
| 120 | −static inline void qcom_scm_cpu_power_down(u32 flags) {} | |
| 121 | −static inline u32 qcom_scm_get_version(void) { return 0; } | |
| 122 | −static inline u32 | |
| 123 | −qcom_scm_set_remote_state(u32 state,u32 id) { return -ENODEV; } | |
| 124 | −static inline int qcom_scm_restore_sec_cfg(u32 device_id, u32 spare) { return -ENODEV; } | |
| 125 | −static inline int qcom_scm_iommu_secure_ptbl_size(u32 spare, size_t *size) { return -ENODEV; } | |
| 126 | −static inline int qcom_scm_iommu_secure_ptbl_init(u64 addr, u32 size, u32 spare) { return -ENODEV; } | |
| 127 | −static inline int qcom_scm_qsmmu500_wait_safe_toggle(bool en) { return -ENODEV; } | |
| 128 | −static inline int qcom_scm_io_readl(phys_addr_t addr, unsigned int *val) { return -ENODEV; } | |
| 129 | −static inline int qcom_scm_io_writel(phys_addr_t addr, unsigned int val) { return -ENODEV; } | |
| 132 | + unsigned int *src, const struct qcom_scm_vmperm *newvm, | |
| 133 | + unsigned int dest_cnt) { return -ENODEV; } | |
| 134 | + | |
| 135 | +static inline bool qcom_scm_ocmem_lock_available(void) { return false; } | |
| 136 | +static inline int qcom_scm_ocmem_lock(enum qcom_scm_ocmem_client id, u32 offset, | |
| 137 | + u32 size, u32 mode) { return -ENODEV; } | |
| 138 | +static inline int qcom_scm_ocmem_unlock(enum qcom_scm_ocmem_client id, | |
| 139 | + u32 offset, u32 size) { return -ENODEV; } | |
| 140 | + | |
| 141 | +static inline bool qcom_scm_hdcp_available(void) { return false; } | |
| 142 | +static inline int qcom_scm_hdcp_req(struct qcom_scm_hdcp_req *req, u32 req_cnt, | |
| 143 | + u32 *resp) { return -ENODEV; } | |
| 144 | + | |
| 145 | +static inline int qcom_scm_qsmmu500_wait_safe_toggle(bool en) | |
| 146 | + { return -ENODEV; } | |
| 130 | 147 | #endif |
| 131 | 148 | #endif |
| @@ -257,6 +257,7 @@ enum scmi_std_protocol { · 256 unmodified lines | ||
| 257 | 257 | struct scmi_device { |
| 258 | 258 | u32 id; |
| 259 | 259 | u8 protocol_id; |
| 260 | + const char *name; | |
| 260 | 261 | struct device dev; |
| 261 | 262 | struct scmi_handle *handle; |
| 262 | 263 | }; |
| @@ -264,11 +265,13 @@ struct scmi_device { · 1 unmodified line | ||
| 264 | 265 | #define to_scmi_dev(d) container_of(d, struct scmi_device, dev) |
| 265 | 266 | |
| 266 | 267 | struct scmi_device * |
| 267 | −scmi_device_create(struct device_node *np, struct device *parent, int protocol); | |
| 268 | +scmi_device_create(struct device_node *np, struct device *parent, int protocol, | |
| 269 | + const char *name); | |
| 268 | 270 | void scmi_device_destroy(struct scmi_device *scmi_dev); |
| 269 | 271 | |
| 270 | 272 | struct scmi_device_id { |
| 271 | 273 | u8 protocol_id; |
| 274 | + const char *name; | |
| 272 | 275 | }; |
| 273 | 276 | |
| 274 | 277 | struct scmi_driver { |
| @@ -3,7 +3,7 @@ · 2 unmodified lines | ||
| 3 | 3 | * Copyright (c) 2014 Samsung Electronics Co., Ltd. |
| 4 | 4 | * http://www.samsung.com |
| 5 | 5 | * |
| 6 | − * Header for EXYNOS PMU Driver support | |
| 6 | + * Header for Exynos PMU Driver support | |
| 7 | 7 | */ |
| 8 | 8 | |
| 9 | 9 | #ifndef __LINUX_SOC_EXYNOS_PMU_H |
| @@ -3,7 +3,7 @@ · 2 unmodified lines | ||
| 3 | 3 | * Copyright (c) 2010-2015 Samsung Electronics Co., Ltd. |
| 4 | 4 | * http://www.samsung.com |
| 5 | 5 | * |
| 6 | − * EXYNOS - Power management unit definition | |
| 6 | + * Exynos - Power management unit definition | |
| 7 | 7 | * |
| 8 | 8 | * Notice: |
| 9 | 9 | * This is not a list of all Exynos Power Management Unit SFRs. |
| @@ -185,7 +185,7 @@ · 175 unmodified lines | ||
| 185 | 185 | /* Only for S5Pv210 */ |
| 186 | 186 | #define S5PV210_EINT_WAKEUP_MASK 0xC004 |
| 187 | 187 | |
| 188 | −/* Only for EXYNOS4210 */ | |
| 188 | +/* Only for Exynos4210 */ | |
| 189 | 189 | #define S5P_CMU_CLKSTOP_LCD1_LOWPWR 0x1154 |
| 190 | 190 | #define S5P_CMU_RESET_LCD1_LOWPWR 0x1174 |
| 191 | 191 | #define S5P_MODIMIF_MEM_LOWPWR 0x11C4 |
| @@ -193,7 +193,7 @@ · 1 unmodified line | ||
| 193 | 193 | #define S5P_SATA_MEM_LOWPWR 0x11E4 |
| 194 | 194 | #define S5P_LCD1_LOWPWR 0x1394 |
| 195 | 195 | |
| 196 | −/* Only for EXYNOS4x12 */ | |
| 196 | +/* Only for Exynos4x12 */ | |
| 197 | 197 | #define S5P_ISP_ARM_LOWPWR 0x1050 |
| 198 | 198 | #define S5P_DIS_IRQ_ISP_ARM_LOCAL_LOWPWR 0x1054 |
| 199 | 199 | #define S5P_DIS_IRQ_ISP_ARM_CENTRAL_LOWPWR 0x1058 |
| @@ -234,7 +234,7 @@ · 34 unmodified lines | ||
| 234 | 234 | #define S5P_SECSS_MEM_OPTION 0x2EC8 |
| 235 | 235 | #define S5P_ROTATOR_MEM_OPTION 0x2F48 |
| 236 | 236 | |
| 237 | −/* Only for EXYNOS4412 */ | |
| 237 | +/* Only for Exynos4412 */ | |
| 238 | 238 | #define S5P_ARM_CORE2_LOWPWR 0x1020 |
| 239 | 239 | #define S5P_DIS_IRQ_CORE2 0x1024 |
| 240 | 240 | #define S5P_DIS_IRQ_CENTRAL2 0x1028 |
| @@ -242,7 +242,7 @@ · 1 unmodified line | ||
| 242 | 242 | #define S5P_DIS_IRQ_CORE3 0x1034 |
| 243 | 243 | #define S5P_DIS_IRQ_CENTRAL3 0x1038 |
| 244 | 244 | |
| 245 | −/* Only for EXYNOS3XXX */ | |
| 245 | +/* Only for Exynos3XXX */ | |
| 246 | 246 | #define EXYNOS3_ARM_CORE0_SYS_PWR_REG 0x1000 |
| 247 | 247 | #define EXYNOS3_DIS_IRQ_ARM_CORE0_LOCAL_SYS_PWR_REG 0x1004 |
| 248 | 248 | #define EXYNOS3_DIS_IRQ_ARM_CORE0_CENTRAL_SYS_PWR_REG 0x1008 |
| @@ -347,7 +347,7 @@ · 98 unmodified lines | ||
| 347 | 347 | #define EXYNOS3_OPTION_USE_SC_FEEDBACK (1 << 1) |
| 348 | 348 | #define EXYNOS3_OPTION_SKIP_DEACTIVATE_ACEACP_IN_PWDN (1 << 7) |
| 349 | 349 | |
| 350 | −/* For EXYNOS5 */ | |
| 350 | +/* For Exynos5 */ | |
| 351 | 351 | |
| 352 | 352 | #define EXYNOS5_AUTO_WDTRESET_DISABLE 0x0408 |
| 353 | 353 | #define EXYNOS5_MASK_WDTRESET_REQUEST 0x040C |
| @@ -484,7 +484,7 @@ · 130 unmodified lines | ||
| 484 | 484 | |
| 485 | 485 | #define EXYNOS5420_SWRESET_KFC_SEL 0x3 |
| 486 | 486 | |
| 487 | −/* Only for EXYNOS5420 */ | |
| 487 | +/* Only for Exynos5420 */ | |
| 488 | 488 | #define EXYNOS5420_L2RSTDISABLE_VALUE BIT(3) |
| 489 | 489 | |
| 490 | 490 | #define EXYNOS5420_LPI_MASK 0x0004 |
| @@ -645,7 +645,7 @@ · 154 unmodified lines | ||
| 645 | 645 | | EXYNOS5420_KFC_USE_STANDBY_WFI2 \ |
| 646 | 646 | | EXYNOS5420_KFC_USE_STANDBY_WFI3) |
| 647 | 647 | |
| 648 | −/* For EXYNOS5433 */ | |
| 648 | +/* For Exynos5433 */ | |
| 649 | 649 | #define EXYNOS5433_EINT_WAKEUP_MASK (0x060C) |
| 650 | 650 | #define EXYNOS5433_USBHOST30_PHY_CONTROL (0x0728) |
| 651 | 651 | #define EXYNOS5433_PAD_RETENTION_AUD_OPTION (0x3028) |