Allwinner fixes for 6.18 Just one fix to correct the "thead,vlenb" property for the RISC-V based D1 SoC family. * tag 'sunxi-fixes-for-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux: riscv: dts: allwinner: d1: fix vlenb property
Unified · Split
| @@ -28,7 +28,7 @@ · 27 unmodified lines | ||
| 28 | 28 | riscv,isa-base = "rv64i"; |
| 29 | 29 | riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicntr", "zicsr", |
| 30 | 30 | "zifencei", "zihpm", "xtheadvector"; |
| 31 | − thead,vlenb = <128>; | |
| 31 | + thead,vlenb = <16>; | |
| 32 | 32 | #cooling-cells = <2>; |
| 33 | 33 | |
| 34 | 34 | cpu0_intc: interrupt-controller { |