1048 lines · 27.9 KB · C
RawDownload
// SPDX-License-Identifier: GPL-2.0-or-later/* * Procedures for creating, accessing and interpreting the device tree. * * Paul Mackerras	August 1996. * Copyright (C) 1996-2005 Paul Mackerras. *  *  Adapted for 64bit PowerPC by Dave Engebretsen and Peter Bergner. *    {engebret|bergner}@us.ibm.com  */ #undef DEBUG #include <linux/kernel.h>#include <linux/string.h>#include <linux/init.h>#include <linux/threads.h>#include <linux/spinlock.h>#include <linux/types.h>#include <linux/pci.h>#include <linux/delay.h>#include <linux/initrd.h>#include <linux/bitops.h>#include <linux/export.h>#include <linux/kexec.h>#include <linux/irq.h>#include <linux/memblock.h>#include <linux/of.h>#include <linux/of_fdt.h>#include <linux/libfdt.h>#include <linux/cpu.h>#include <linux/pgtable.h>#include <linux/seq_buf.h> #include <asm/rtas.h>#include <asm/page.h>#include <asm/processor.h>#include <asm/irq.h>#include <asm/io.h>#include <asm/kdump.h>#include <asm/smp.h>#include <asm/mmu.h>#include <asm/paca.h>#include <asm/powernv.h>#include <asm/iommu.h>#include <asm/btext.h>#include <asm/sections.h>#include <asm/setup.h>#include <asm/pci-bridge.h>#include <asm/kexec.h>#include <asm/opal.h>#include <asm/fadump.h>#include <asm/epapr_hcalls.h>#include <asm/firmware.h>#include <asm/dt_cpu_ftrs.h>#include <asm/drmem.h>#include <asm/ultravisor.h>#include <asm/prom.h>#include <asm/plpks.h> #include <mm/mmu_decl.h> #ifdef DEBUG#define DBG(fmt...) printk(KERN_ERR fmt)#else#define DBG(fmt...)#endif int *chip_id_lookup_table; #ifdef CONFIG_PPC64int __initdata iommu_is_off;int __initdata iommu_force_on;unsigned long tce_alloc_start, tce_alloc_end;u64 ppc64_rma_size;unsigned int boot_cpu_node_count __ro_after_init;#endifstatic phys_addr_t first_memblock_size;static int __initdata boot_cpu_count; static int __init early_parse_mem(char *p){	if (!p)		return 1; 	memory_limit = PAGE_ALIGN(memparse(p, &p));	DBG("memory limit = 0x%llx\n", memory_limit); 	return 0;}early_param("mem", early_parse_mem); /* * overlaps_initrd - check for overlap with page aligned extension of * initrd. */static inline int overlaps_initrd(unsigned long start, unsigned long size){#ifdef CONFIG_BLK_DEV_INITRD	if (!initrd_start)		return 0; 	return	(start + size) > ALIGN_DOWN(initrd_start, PAGE_SIZE) &&			start <= ALIGN(initrd_end, PAGE_SIZE);#else	return 0;#endif} /** * move_device_tree - move tree to an unused area, if needed. * * The device tree may be allocated beyond our memory limit, or inside the * crash kernel region for kdump, or within the page aligned range of initrd. * If so, move it out of the way. */static void __init move_device_tree(void){	unsigned long start, size;	void *p; 	DBG("-> move_device_tree\n"); 	start = __pa(initial_boot_params);	size = fdt_totalsize(initial_boot_params); 	if ((memory_limit && (start + size) > PHYSICAL_START + memory_limit) ||	    !memblock_is_memory(start + size - 1) ||	    overlaps_crashkernel(start, size) || overlaps_initrd(start, size)) {		p = memblock_alloc_raw(size, PAGE_SIZE);		if (!p)			panic("Failed to allocate %lu bytes to move device tree\n",			      size);		memcpy(p, initial_boot_params, size);		initial_boot_params = p;		DBG("Moved device tree to 0x%px\n", p);	} 	DBG("<- move_device_tree\n");} /* * ibm,pa/pi-features is a per-cpu property that contains a string of * attribute descriptors, each of which has a 2 byte header plus up * to 254 bytes worth of processor attribute bits.  First header * byte specifies the number of bytes following the header. * Second header byte is an "attribute-specifier" type, of which * zero is the only currently-defined value. * Implementation:  Pass in the byte and bit offset for the feature * that we are interested in.  The function will return -1 if the * pa-features property is missing, or a 1/0 to indicate if the feature * is supported/not supported.  Note that the bit numbers are * big-endian to match the definition in PAPR. * Note: the 'clear' flag clears the feature if the bit is set in the * ibm,pa/pi-features property, it does not set the feature if the * bit is clear. */struct ibm_feature {	unsigned long	cpu_features;	/* CPU_FTR_xxx bit */	unsigned long	mmu_features;	/* MMU_FTR_xxx bit */	unsigned int	cpu_user_ftrs;	/* PPC_FEATURE_xxx bit */	unsigned int	cpu_user_ftrs2;	/* PPC_FEATURE2_xxx bit */	unsigned char	pabyte;		/* byte number in ibm,pa/pi-features */	unsigned char	pabit;		/* bit number (big-endian) */	unsigned char	clear;		/* if 1, pa bit set => clear feature */}; static struct ibm_feature ibm_pa_features[] __initdata = {	{ .pabyte = 0,  .pabit = 0, .cpu_user_ftrs = PPC_FEATURE_HAS_MMU },	{ .pabyte = 0,  .pabit = 1, .cpu_user_ftrs = PPC_FEATURE_HAS_FPU },	{ .pabyte = 0,  .pabit = 3, .cpu_features  = CPU_FTR_CTRL },	{ .pabyte = 0,  .pabit = 6, .cpu_features  = CPU_FTR_NOEXECUTE },	{ .pabyte = 1,  .pabit = 2, .mmu_features  = MMU_FTR_CI_LARGE_PAGE },#ifdef CONFIG_PPC_RADIX_MMU	{ .pabyte = 40, .pabit = 0, .mmu_features  = MMU_FTR_TYPE_RADIX | MMU_FTR_GTSE },#endif	{ .pabyte = 5,  .pabit = 0, .cpu_features  = CPU_FTR_REAL_LE,				    .cpu_user_ftrs = PPC_FEATURE_TRUE_LE },	/*	 * If the kernel doesn't support TM (ie CONFIG_PPC_TRANSACTIONAL_MEM=n),	 * we don't want to turn on TM here, so we use the *_COMP versions	 * which are 0 if the kernel doesn't support TM.	 */	{ .pabyte = 22, .pabit = 0, .cpu_features = CPU_FTR_TM_COMP,	  .cpu_user_ftrs2 = PPC_FEATURE2_HTM_COMP | PPC_FEATURE2_HTM_NOSC_COMP }, 	{ .pabyte = 64, .pabit = 0, .cpu_features = CPU_FTR_DAWR1 },	{ .pabyte = 68, .pabit = 5, .cpu_features = CPU_FTR_DEXCR_NPHIE },}; /* * ibm,pi-features property provides the support of processor specific * options not described in ibm,pa-features. Right now use byte 0, bit 3 * which indicates the occurrence of DSI interrupt when the paste operation * on the suspended NX window. */static struct ibm_feature ibm_pi_features[] __initdata = {	{ .pabyte = 0, .pabit = 3, .mmu_features  = MMU_FTR_NX_DSI },	{ .pabyte = 0, .pabit = 4, .cpu_features  = CPU_FTR_DBELL, .clear = 1 },}; static void __init scan_features(unsigned long node, const unsigned char *ftrs,				 unsigned long tablelen,				 struct ibm_feature *fp,				 unsigned long ft_size){	unsigned long i, len, bit; 	/* find descriptor with type == 0 */	for (;;) {		if (tablelen < 3)			return;		len = 2 + ftrs[0];		if (tablelen < len)			return;		/* descriptor 0 not found */		if (ftrs[1] == 0)			break;		tablelen -= len;		ftrs += len;	} 	/* loop over bits we know about */	for (i = 0; i < ft_size; ++i, ++fp) {		if (fp->pabyte >= ftrs[0])			continue;		bit = (ftrs[2 + fp->pabyte] >> (7 - fp->pabit)) & 1;		if (bit && !fp->clear) {			cur_cpu_spec->cpu_features |= fp->cpu_features;			cur_cpu_spec->cpu_user_features |= fp->cpu_user_ftrs;			cur_cpu_spec->cpu_user_features2 |= fp->cpu_user_ftrs2;			cur_cpu_spec->mmu_features |= fp->mmu_features;		} else if (bit == fp->clear) {			cur_cpu_spec->cpu_features &= ~fp->cpu_features;			cur_cpu_spec->cpu_user_features &= ~fp->cpu_user_ftrs;			cur_cpu_spec->cpu_user_features2 &= ~fp->cpu_user_ftrs2;			cur_cpu_spec->mmu_features &= ~fp->mmu_features;		}	}} static void __init check_cpu_features(unsigned long node, char *name,				      struct ibm_feature *fp,				      unsigned long size){	const unsigned char *pa_ftrs;	int tablelen; 	pa_ftrs = of_get_flat_dt_prop(node, name, &tablelen);	if (pa_ftrs == NULL)		return; 	scan_features(node, pa_ftrs, tablelen, fp, size);} #ifdef CONFIG_PPC_64S_HASH_MMUstatic void __init init_mmu_slb_size(unsigned long node){	const __be32 *slb_size_ptr; 	slb_size_ptr = of_get_flat_dt_prop(node, "slb-size", NULL) ? :			of_get_flat_dt_prop(node, "ibm,slb-size", NULL); 	if (slb_size_ptr)		mmu_slb_size = be32_to_cpup(slb_size_ptr);}#else#define init_mmu_slb_size(node) do { } while(0)#endif static struct feature_property {	const char *name;	u32 min_value;	unsigned long cpu_feature;	unsigned long cpu_user_ftr;} feature_properties[] __initdata = {#ifdef CONFIG_ALTIVEC	{"altivec", 0, CPU_FTR_ALTIVEC, PPC_FEATURE_HAS_ALTIVEC},	{"ibm,vmx", 1, CPU_FTR_ALTIVEC, PPC_FEATURE_HAS_ALTIVEC},#endif /* CONFIG_ALTIVEC */#ifdef CONFIG_VSX	/* Yes, this _really_ is ibm,vmx == 2 to enable VSX */	{"ibm,vmx", 2, CPU_FTR_VSX, PPC_FEATURE_HAS_VSX},#endif /* CONFIG_VSX */#ifdef CONFIG_PPC64	{"ibm,dfp", 1, 0, PPC_FEATURE_HAS_DFP},	{"ibm,purr", 1, CPU_FTR_PURR, 0},	{"ibm,spurr", 1, CPU_FTR_SPURR, 0},#endif /* CONFIG_PPC64 */}; #if defined(CONFIG_44x) && defined(CONFIG_PPC_FPU)static __init void identical_pvr_fixup(unsigned long node){	unsigned int pvr;	const char *model = of_get_flat_dt_prop(node, "model", NULL); 	/*	 * Since 440GR(x)/440EP(x) processors have the same pvr,	 * we check the node path and set bit 28 in the cur_cpu_spec	 * pvr for EP(x) processor version. This bit is always 0 in	 * the "real" pvr. Then we call identify_cpu again with	 * the new logical pvr to enable FPU support.	 */	if (model && strstr(model, "440EP")) {		pvr = cur_cpu_spec->pvr_value | 0x8;		identify_cpu(0, pvr);		DBG("Using logical pvr %x for %s\n", pvr, model);	}}#else#define identical_pvr_fixup(node) do { } while(0)#endif static void __init check_cpu_feature_properties(unsigned long node){	int i;	struct feature_property *fp = feature_properties;	const __be32 *prop; 	for (i = 0; i < (int)ARRAY_SIZE(feature_properties); ++i, ++fp) {		prop = of_get_flat_dt_prop(node, fp->name, NULL);		if (prop && be32_to_cpup(prop) >= fp->min_value) {			cur_cpu_spec->cpu_features |= fp->cpu_feature;			cur_cpu_spec->cpu_user_features |= fp->cpu_user_ftr;		}	}} static int __init early_init_dt_scan_cpus(unsigned long node,					  const char *uname, int depth,					  void *data){	const char *type = of_get_flat_dt_prop(node, "device_type", NULL);	const __be32 *cpu_version = NULL;	const __be32 *prop;	const __be32 *intserv;	int i, nthreads;	int len;	int found = -1;	int found_thread = 0; 	/* We are scanning "cpu" nodes only */	if (type == NULL || strcmp(type, "cpu") != 0)		return 0; 	if (IS_ENABLED(CONFIG_PPC64))		boot_cpu_node_count++; 	/* Get physical cpuid */	intserv = of_get_flat_dt_prop(node, "ibm,ppc-interrupt-server#s", &len);	if (!intserv)		intserv = of_get_flat_dt_prop(node, "reg", &len); 	nthreads = len / sizeof(int); 	/*	 * Now see if any of these threads match our boot cpu.	 * NOTE: This must match the parsing done in smp_setup_cpu_maps.	 */	for (i = 0; i < nthreads; i++) {		if (be32_to_cpu(intserv[i]) ==			fdt_boot_cpuid_phys(initial_boot_params)) {			found = boot_cpu_count;			found_thread = i;		}#ifdef CONFIG_SMP		/* logical cpu id is always 0 on UP kernels */		boot_cpu_count++;#endif	} 	/* Not the boot CPU */	if (found < 0)		return 0; 	boot_cpuid = found; 	if (IS_ENABLED(CONFIG_PPC64))		boot_cpu_hwid = be32_to_cpu(intserv[found_thread]); 	if (nr_cpu_ids % nthreads != 0) {		set_nr_cpu_ids(ALIGN(nr_cpu_ids, nthreads));		pr_warn("nr_cpu_ids was not a multiple of threads_per_core, adjusted to %d\n",			nr_cpu_ids);	} 	if (boot_cpuid >= nr_cpu_ids) {		// Remember boot core for smp_setup_cpu_maps()		boot_core_hwid = be32_to_cpu(intserv[0]); 		pr_warn("Boot CPU %d (core hwid %d) >= nr_cpu_ids, adjusted boot CPU to %d\n",			boot_cpuid, boot_core_hwid, found_thread); 		// Adjust boot CPU to appear on logical core 0		boot_cpuid = found_thread;	} 	DBG("boot cpu: logical %d physical %d\n", boot_cpuid,	    be32_to_cpu(intserv[found_thread])); 	/*	 * PAPR defines "logical" PVR values for cpus that	 * meet various levels of the architecture:	 * 0x0f000001	Architecture version 2.04	 * 0x0f000002	Architecture version 2.05	 * If the cpu-version property in the cpu node contains	 * such a value, we call identify_cpu again with the	 * logical PVR value in order to use the cpu feature	 * bits appropriate for the architecture level.	 *	 * A POWER6 partition in "POWER6 architected" mode	 * uses the 0x0f000002 PVR value; in POWER5+ mode	 * it uses 0x0f000001.	 *	 * If we're using device tree CPU feature discovery then we don't	 * support the cpu-version property, and it's the responsibility of the	 * firmware/hypervisor to provide the correct feature set for the	 * architecture level via the ibm,powerpc-cpu-features binding.	 */	if (!dt_cpu_ftrs_in_use()) {		prop = of_get_flat_dt_prop(node, "cpu-version", NULL);		if (prop && (be32_to_cpup(prop) & 0xff000000) == 0x0f000000) {			identify_cpu(0, be32_to_cpup(prop));			cpu_version = prop;		} 		check_cpu_feature_properties(node);		check_cpu_features(node, "ibm,pa-features", ibm_pa_features,				   ARRAY_SIZE(ibm_pa_features));		check_cpu_features(node, "ibm,pi-features", ibm_pi_features,				   ARRAY_SIZE(ibm_pi_features));	} 	identical_pvr_fixup(node); 	// We can now add the CPU name & PVR to the hardware description	seq_buf_printf(&ppc_hw_desc, "%s 0x%04lx ", cur_cpu_spec->cpu_name, mfspr(SPRN_PVR));	if (cpu_version)		seq_buf_printf(&ppc_hw_desc, "0x%04x ", be32_to_cpup(cpu_version)); 	init_mmu_slb_size(node); #ifdef CONFIG_PPC64	if (nthreads == 1)		cur_cpu_spec->cpu_features &= ~CPU_FTR_SMT;	else if (!dt_cpu_ftrs_in_use())		cur_cpu_spec->cpu_features |= CPU_FTR_SMT;#endif 	return 0;} static int __init early_init_dt_scan_chosen_ppc(unsigned long node,						const char *uname,						int depth, void *data){	const unsigned long *lprop; /* All these set by kernel, so no need to convert endian */ 	/* Use common scan routine to determine if this is the chosen node */	if (early_init_dt_scan_chosen(data) < 0)		return 0; #ifdef CONFIG_PPC64	/* check if iommu is forced on or off */	if (of_get_flat_dt_prop(node, "linux,iommu-off", NULL) != NULL)		iommu_is_off = 1;	if (of_get_flat_dt_prop(node, "linux,iommu-force-on", NULL) != NULL)		iommu_force_on = 1;#endif 	/* mem=x on the command line is the preferred mechanism */	lprop = of_get_flat_dt_prop(node, "linux,memory-limit", NULL);	if (lprop)		memory_limit = *lprop; #ifdef CONFIG_PPC64	lprop = of_get_flat_dt_prop(node, "linux,tce-alloc-start", NULL);	if (lprop)		tce_alloc_start = *lprop;	lprop = of_get_flat_dt_prop(node, "linux,tce-alloc-end", NULL);	if (lprop)		tce_alloc_end = *lprop;#endif #ifdef CONFIG_CRASH_RESERVE	lprop = of_get_flat_dt_prop(node, "linux,crashkernel-base", NULL);	if (lprop)		crashk_res.start = *lprop; 	lprop = of_get_flat_dt_prop(node, "linux,crashkernel-size", NULL);	if (lprop)		crashk_res.end = crashk_res.start + *lprop - 1;#endif 	/* break now */	return 1;} /* * Compare the range against max mem limit and update

Lines 1–500 of 1048.